Z7_52I81G80LO0Q70AVFNDQ2N2004

Actions
Loading...

Z7_GI541B80MGU410ATA6SOCU1042

Actions
Loading...
Bolsa de empleo | Experis
New College

Experis Jalisco

$25,000.00 a $25,000.00 MX

Descripción

Experis IT es una empresa de tecnologías de la información que vincula de manera efectiva al talento más competitivo con grandes empresas en México, Norteamérica y Europa. Experis IT es parte de la empresa Manpower Group no. 1 en atracción de talento a nivel mundial.

Por crecimiento nos encontramos en búsqueda de New  Collage Grad Design Verification Engineer

Fully understand the design datasheet.

Study and learn the circuit design in detail. Understand the functionality and timing requirements of the circuitry.

Develop patterns and regressions to increase the function coverage for all DRAM architectures and features.
Provide support to design engineers, debug failures, manage bug tracking, and close coverage.

Co-work with international colleagues on developing new verification tools and flows to solve the verification difficulties.

Develop and maintain test benches and test vectors using digital and analog simulation tools.

 

 

Detalle
  • Horario de trabajo 08:00:00 a 17:00:00
  • Oferta económica $25,000.00 a $25,000.00 MX
  • Prestaciones Superiores a la ley
  • Ubicación Jalisco, Jalisco
  • Escolaridad Licenciatura Pasante
  • Idioma Inglés (Avanzado)
  • Presentación N/A
  • Disponibilidad para viajar No Necesaria
  • Se requiere cambiar de residencia No
Instrucciones especiales

---

Conocimientos y habilidades

Experis IT es una empresa de tecnologías de la información que vincula de manera efectiva al talento más competitivo con grandes empresas en México, Norteamérica y Europa. Experis IT es parte de la empresa Manpower Group no. 1 en atracción de talento a nivel mundial.

Por crecimiento nos encontramos en búsqueda de New  Collage Grad Design Verification Engineer

Fully understand the design datasheet.

Study and learn the circuit design in detail. Understand the functionality and timing requirements of the circuitry.

Develop patterns and regressions to increase the function coverage for all DRAM architectures and features.
Provide support to design engineers, debug failures, manage bug tracking, and close coverage.

Co-work with international colleagues on developing new verification tools and flows to solve the verification difficulties.

Develop and maintain test benches and test vectors using digital and analog simulation tools.

Z7_2802IK01O0LPE0Q7I1CP172001

Actions
Loading...